



# A 15.13 mW 3.2 GHz 8-bit carry look-ahead adder using single-phase all-N-transistor logic

Chua-Chin Wang<sup>\*</sup>, L S S Pavan Kumar Chodiseti, Durga Srikanth Kamarajugadda, Oliver Lexter July Alvarez Jose, Pradyumna Vellanki

Department of Electrical Engineering, National Sun Yat-sen University, No. 70 Lien-hai Road, Gushan District, Kaohsiung City, 80424, Taiwan

## ARTICLE INFO

### Keywords:

8-bit CLA  
Single-phase ANT  
Low-power  
High-frequency  
PDP reduction

## ABSTRACT

Adders are critical to the efficiency of arithmetic circuits in battery-powered electronic devices. This study demonstrates an 8-bit CLA (carry look-ahead adder) using single-phase ANT logic to increase the computation speed and reduce the power dissipation simultaneously. The single-phase ANT has no internal loop that optimizes the efficiency of the prior ANT. Utilizing a TSMC 40-nm technology, the proposed 8-bit CLA is fabricated. It attains the highest operating frequency of 3.2 GHz and the lowest normalized PDP (power delay product) by on-silicon measurement for 20 pF load.

## 1. Introduction

The increasing demand for battery-powered portable electronic systems, such as mobile phones, tablets, laptops, etc., raises concerns about speed and power usage [1]. Adders, as one of mentioned application essential building components, play a critical role in arithmetic circuit efficiency. Since addition is the most used operation in arithmetic circuits, research for effective adder architectures has always been a hot topic [2]. Static and dynamic logics are the two main techniques in adder circuit design. The integrated circuit architecture of a static adder is more complex and requires a significant amount of power and area. Dynamic CMOS gates are considered to be more effective due to the smaller parasitic capacitance and absence of output glitching [3]. The increase in power dissipation during higher switching activity is the primary issue of dynamic adders.

The overall power consumption of digital circuits is mainly divided into two types: dynamic and static. Dynamic power dissipation occurs when the device is in active mode, whereas leakage dominates static power consumption. All-N Transistors (ANT) logic is a dynamic circuit that consists of stacked series of NMOS (N-block) for logic operations [4]. The NMOS in the N-block requires lower  $V_{th}$  compared to PMOS devices, resulting in reduced power consumption and a smaller area. However, as the number of stacked NMOS devices in the N-block increases, prior ANT circuit's operation speed decrease with higher delay [5]. The charge and discharge in another ANL circuit are easily affected by the large value of gate capacitance, which leads to glitch problems [6].

This research presents a single-phase ANT logic architecture that obtains a low PDP (power delay product) solution. The topology does not have an internal loop that primarily affects prior ANT power consumption and delay. Its functionality is justified through a prototype fabricated using 40-nm CMOS technology.

The prior ANT logic design is briefly described in Section 2.1. The proposed Single-Phase ANT logic is addressed in Section 2.2. Single-phase ANT logic-based 8-bit CLA is thoroughly described in Section 2.3. The measurement results are demonstrated in Section 3 and conclusion is presented in Section 4.

## 2. Single-phase ANT logic

### 2.1. Prior ANT logic design

The prior ANT topology has an internal feedback loop, as illustrated in Fig. 1. Prior ANT logic enters the evaluation state when the clock input is "1", producing a logical output based on the N-block [4,7]. When the input  $clk = "0"$ , ANT logic enters the precharge state, generating the same output as the previous state. The following issues that may affect the prior ANT logic functionality are listed.

1. During the logic evaluation, the loop formed by  $MN_{103}$  and  $MP_{103}$  may cause hysteresis and additional delay.
2. The big loading of the  $clk$  signal that drives three transistors in a single ANT may cause hold and setup time hazards.
3. Lastly, a total of 7 transistors in addition to the N-block consumes a large area.

<sup>\*</sup> Corresponding author.

E-mail address: [ccwang@ee.nsysu.edu.tw](mailto:ccwang@ee.nsysu.edu.tw) (C.-C. Wang).

<https://doi.org/10.1016/j.vlsi.2024.102234>

Received 2 February 2024; Received in revised form 14 May 2024; Accepted 17 June 2024

Available online 3 July 2024

0167-9260/© 2024 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.




Fig. 1. Prior ANT Logic.

**Table 1**  
Summary of single-phase ANT logic operations.

Stage	Transistor state	Output ( $V_Y$ )
Precharge( $\text{clk} = 0$ )	MP <sub>201</sub> on	Previous state
	MN <sub>202</sub> on	
	MN <sub>203</sub> off	
Evaluation( $\text{clk} = 1$ )	Condition-1	
	N-block on	$V_{DD}$
	MN <sub>202</sub> off	
	MP <sub>202</sub> on	
	MN <sub>203</sub> on	
	Condition-2	
	N-block off	0 to $V_{DD}$
	MN <sub>203</sub> on	
	MP <sub>202</sub> off	
	MP <sub>202</sub> on	
	MN <sub>202</sub> on	
	MN <sub>202</sub> off	
	Condition-3	
	N-block off	$V_{DD}$ to 0
	MN <sub>203</sub> on	
	MP <sub>202</sub> off	
MN <sub>202</sub> on		
Condition-4		
N-block off	0	
MN <sub>203</sub> on		
MN <sub>202</sub> on		
MP <sub>202</sub> off		

To minimize hysteresis and improve the efficiency of this previous ANT design, the internal loop shall be removed. This will also improve circuit evaluation speed and reduce the total number of transistors in the auxiliary circuit. In addition, decreasing the voltage across  $V_A$  and switching off the output block of the ANT will reduce its power consumption even more.

## 2.2. Single-phase ANT logic

Fig. 2(a) shows the topology of the proposed single-phase ANT. Unlike the prior ANT, the absence of the internal loop will fasten the discharge and charge activity of the inverter formed by MP<sub>202</sub>

and MN<sub>202</sub>. Furthermore, an RC delay produced by MN<sub>201</sub> will reduce potential errors at the gate drives of MP<sub>202</sub> and MN<sub>202</sub>. The voltage across node  $V_A$  achieves  $V_{DD} - V_{th}$ , which provides a small voltage swing to the inverter's input. It will lessen the power dissipation of the proposed ANT.

The output waveform for the proposed ANT's operation is shown in Fig. 2(b). The operation of the ANT is divided into two stages; precharge and evaluation.

- 1. Precharge:** When  $\text{clk} = 0$ , the ANT goes to the precharge. In this stage, MP<sub>201</sub> is on, MN<sub>203</sub> is off, while MN<sub>201</sub> will always be on due to its gate drive equal to  $V_{DD}$ . MN<sub>202</sub> is on and MP<sub>202</sub> is off, since the voltage across node  $V_A$  is  $V_{DD} - V_{th}$ .  $V_Y$  produced an output based on the previous state.
- 2. Evaluation:** The ANT logic enters the evaluation stage when  $\text{clk} = 1$ . The evaluation stage has four conditions depending on the output  $V_Y$ 's previous state and the "on" and "off" state of the N-block. All the conditions are explained as follows.

- **Condition 1:** Node  $V_A$  is discharged via N-block to gnd, when N-block is on. In this condition, MN<sub>202</sub> is off, and MP<sub>202</sub> is on.  $V_Y$  is then charged to  $V_{DD}$ .
- **Condition 2:** When N-block is off, and the voltage across node  $V_A$  is  $V_{DD} - V_{th}$ , MP<sub>202</sub>, and MN<sub>202</sub> are off and on, respectively, to pull  $V_Y$  to gnd. The voltage at node  $V_A$  is discharged to gnd through MN<sub>203</sub> and N-block, once if the N-block is turned on. At this point, MN<sub>202</sub> will be switched off, and MP<sub>202</sub> will be on, pulling  $V_Y$  up to  $V_{DD}$ .
- **Condition 3:** This condition occurs when the voltage at node  $V_A$  is  $V_{DD} - V_{th}$  and N-block is off. Due to the state of MP<sub>202</sub> and MN<sub>202</sub>, which are off and on, respectively, output  $V_Y$  will be discharged from  $V_{DD}$  to gnd.
- **Condition 4:** Node  $V_A$  turns on MN<sub>202</sub> and turns off MP<sub>202</sub> when N-block is off, pulling output  $V_Y$  to the gnd.

Table 1 summarizes the four conditions for single-phase ANT logic in the evaluation phase.

## 2.3. Single-phase ANT logic-based 8-bit CLA

Fig. 3 illustrates the 8-bit CLA block design based on the proposed single-phase ANT logic. Inputs A[0-7] and B[0-7] are coupled to 8-bit G/P generator. A 1-bit generation ( $G_i$ ) and propagation ( $P_i$ ) circuit are shown in Figs. 4 and 5, respectively. Eq. (1) defines the equation for  $G_i$  and  $P_i$  [8,9].

$$P_i = A_i \oplus B_i, \quad G_i = A_i B_i \quad (1)$$

Fig. 6 shows the carry generation circuit using single-phase ANT logic in which input is coupled to the output of the generation circuit. Its output signal ( $C_i$ ) is characterized by Eq. (2) [8,9].

$$C_i = G_i + P_i G_{i-1} + \dots + P_i P_{i-1} \dots P_0 C_{in} \quad (2)$$

Fig. 7 illustrates the sum generation circuit, whose output signal ( $S_i$ ) is represented by Eq. (3) [8,9]. The generation and propagation circuits' output is connected to the sum generation's input. The output of the sum generation circuit is connected to 3 stages of tapered buffers, as shown in Fig. 3.

$$S_i = P_i \oplus C_{i-1} \quad (3)$$

The demand for an increasing number of devices in an IC for higher operating speeds and functionality leads to circuit optimization issue, such as propagation delay, power consumption, and area [10]. These factors are mainly affected by the transistor size. Increasing the size of the transistor improves the propagation delay but also results in additional power consumption due to the increase in the gate capacitance. The transistor sizes in the proposed single-phase ANT logic are properly




Fig. 2. Single-phase ANT logic (a) proposed schematic and; (b) output waveforms.




Fig. 3. 8-bit CLA block diagram.




Fig. 4. 1-bit generation circuit.




Fig. 5. 1-bit propagation circuit.




Fig. 6. 8-bit carry generation circuit.




Fig. 7. 1-bit sum generation circuit.

tuned by equalizing the rise time and the fall time of the output signals. Referring to Fig. 2, MP<sub>201</sub> and MP<sub>202</sub> must have a higher value of resistance to match with MN<sub>201</sub> and MN<sub>202</sub>, with a 2:1 aspect ratio to achieve an equal magnitude of currents [11].

Referring to Fig. 4, the transistors in the N-block are connected in series. The width of MN<sub>305</sub> must be twice as large as MN<sub>304</sub>. If the transistor in the N-block is connected in parallel, as shown in Fig. 5, the width of the transistors must be equal (namely, MN<sub>404</sub> = MN<sub>406</sub>, MN<sub>405</sub> = MN<sub>407</sub>). Table 2 summarizes the overall transistor sizes of the proposed ANT.

### 3. Realization and measurement

The 8-bit CLA based on the single-phase ANT logic is implemented using TSMC 40-nm CMOS process. Shown in Fig. 8 is the die photo of

Table 2  
AND/XOR ANT Logic block sizing.

Fig. 4, Fig. 5 transistors	W/L ratio
MP <sub>301</sub> , MP <sub>401</sub>	75/2, 75/2
MP <sub>302</sub> , MP <sub>402</sub>	75/2, 75/2
MN <sub>301</sub> , MN <sub>401</sub>	25/1, 25/1
MN <sub>302</sub> , MN <sub>402</sub>	75/4, 75/4
MN <sub>303</sub> , MN <sub>403</sub>	75/2, 75/2
MN <sub>304</sub> , MN <sub>305</sub>	5/1, 10/1
MN <sub>404</sub> , MN <sub>405</sub>	5/1, 10/1
MN <sub>406</sub> , MN <sub>407</sub>	5/1, 10/1

Table 3  
Test 1 Input pattern and equivalent output.

Input			Output	
C <sub>in</sub>	A <sub>7</sub> - A <sub>0</sub>	B <sub>7</sub> - B <sub>0</sub>	C <sub>out</sub>	S <sub>7</sub> - S <sub>0</sub>
0	0000 1010	0000 0010	0	0000 1100
0	0000 0010	0000 1101	0	0000 1111
0	0000 1111	0000 0000	0	0000 1111
0	0000 0011	0000 0001	0	0000 0100
0	0000 1111	0000 1111	0	0000 1110
0	0000 1000	0000 1010	0	0000 0010
0	0000 0000	0000 0000	0	0000 0000
0	0000 0011	0000 0100	0	0000 0111

the 8-bit CLA with  $797.565 \times 804.395 \mu\text{m}^2$  and  $154.776 \times 179.165 \mu\text{m}^2$  chip area and core area, respectively.

Fig. 9 shows the measurement set-up for this research. The clk, A0 – A7, and B0 – B7 inputs of the CLA were generated by the Agilent 82 150 pattern generator. The 0.9 V supply is provided by Agilent N6761A power supply. Lastly, the output waveform of our chip is observed using high-frequency Keysight DSAV134 and MXR254A oscilloscopes.

Tables 3 (Test 1) and 4 (Test 2) tabulates the input pattern and equivalent outputs of the 8-bit CLA at clk = 3.2 GHz. Fig. 10(a) and (b) show the corresponding measurement waveforms for Test I, and Fig. 11(a) and (b) for Test II. Both measurement results produced a logic level the same as the equivalent output from Tables 3 and 4, which demonstrate the performance and functionality of the proposed single-phase ANT-based CLA.




Fig. 8. Die photo and layout of the proposed single-phase ANT-based CLA.




Fig. 9. Measurement set-up (TSRI Tainan Lab.).

Table 4  
Test 2 Input pattern and equivalent output.

Input			Output	
$C_m$	$A_7 - A_0$	$B_7 - B_0$	$C_{out}$	$S_7 - S_0$
0	1010 0000	0010 0000	0	1100 0000
0	0010 0000	1101 0000	0	1111 0000
0	1111 0000	0000 0000	0	1111 0000
0	0011 0000	0001 0000	0	0100 0000
0	1111 0000	1111 0000	1	1110 0000
0	1000 0000	1010 0000	1	0010 0000
0	0000 0000	0000 0000	0	0000 0000
0	0011 0000	0100 0000	0	0111 0000

Fig. 12 shows the histogram and eye diagram measurement of the proposed single-phase ANT logic-based CLA. The eye diagram and histogram have a height and width of 213 mV and 8.76 ns, respectively.

Table 5 summarizes recent studies on CLA adders. Our 8-bit CLA operates at a clock frequency of 3.2 GHz (maximum) at the highest value of  $C_{load} = 20$  pF. Notably, this study provides the lowest measured normalized PDP, indicating less energy lost per switching events than all the prior works as shown in Fig. 13.

#### 4. Conclusion

This study is focused on single-phase ANT logic-based 8-bit CLA implemented in TSMC 40-nm CMOS technology. The single-phase ANT design does not have an internal loop reducing its power consumption




Fig. 10. Test 1 (a) S0 ~ S3 and (b) S4 ~ S7 at 3.2 GHz operating frequency.




Fig. 11. Test 2 (a) S0 ~ S3 and (b) S4 ~ S7 at 3.2 GHz operating frequency.

Table 5

Performance comparison with several prior works.

Parameter	[1]	[12]	[13]	[14]	[15]	[7]	This work
Year	2017	2018	2019	2020	2021	2022	2023
Publication	RISE	TVLSI	SEC	TCAS	TN	CSSP	Integration
Verification	Simul.	Simul.	Simul.	Simul.	Simul.	Meas.	Meas.
Technology (nm)	45	65	28	45	45	16	40
Supply voltage ( $V_{dd}$ )	1.2	1.2	0.9	0.8	1	0.8	0.9
Length (bits)	1	1	8	1	1	8	8
Max. clk freq (GHz)	0.5	1	0.5	0.1	0.1	0.8	3.2
Delay (ns)	0.215	0.0518	1.117	0.0657	0.027	8.79	8.57
Power consumption (mW)	0.00406	0.00444	0.008865	0.00048	0.0024	28.8	15.13
Loading capacitance (pF)	0.01	0.01	0.01	0.006	0.001	20	20
Core area (mm <sup>2</sup> )	N/A	N/A	N/A	N/A	N/A	0.0313	0.027
Normalized area <sup>a</sup>	N/A	N/A	N/A	N/A	N/A	122.26	16.87
Nor. power <sup>b</sup> (mW)	0.564	0.3083	2.188	1.25	24	0.937	<b>0.2918</b>
Nor. power per bit (mW)	0.564	0.3083	0.273	1.25	24	0.117	<b>0.036</b>
Nor. area per bit	N/A	N/A	N/A	N/A	N/A	15.2825	<b>2.1087</b>
Nor. PDP (nJ)	12.124	1.597	244.4	13.687	648	0.1373	<b>0.125</b>

Note:

<sup>a</sup> Normalized area =  $\frac{\text{Core Area (mm}^2\text{)}}{\text{Technology (nm)} \times \text{Technology (nm)} \times 10^6}$

<sup>b</sup> Nor. power =  $\frac{P \text{ (mW)}}{\text{Freq (MHz)} \times C_{\text{load}} \text{ (pF)} \times V_{\text{dd}}^2 \text{ (V)}}$




Fig. 12. 8-bit CLA jitter and histogram measurement.




Fig. 13. CLA designs technology roadmap.

and improving the performance of the prior ANT. It is one of the two CLA designs that is physically fabricated at the highest  $C_{load} = 20$  pF. It has a maximum operating frequency of 3.2 GHz. Notably, this work has the lowest PDP, which makes it very energy efficient.

#### Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

#### Data availability

Data will be made available on request.

#### Acknowledgements

This work has been partially funded by the National Science and Technology Council, Taiwan, subject to grants NSTC 112-2221-E-110-063-MY3 and NSTC 111-2623-E-110-002-. The authors would like to articulate their sincere admiration to Taiwan Semiconductor Research Institute (TSRI) for the support they provided in chip fabrication.

## References

- [1] A.K. Yadav, B.P. Shrivatava, A.K. Dadoriya, Low power high speed 1-bit full adder circuit design at 45 nm CMOS technology, in: Proc. 2017 Int. Conf. Recent Innovations Signal Process. Embedded Syst., RISE, 2017, pp. 427–432.
- [2] A. Raghunandan, D.R. Shilpa, Design of high-speed hybrid full adders using FinFET 18 nm technology, in: Proc. 2019 4th Int. Conf. Recent Trends Electron. Inf. Commun. Technol., RTEICT, 2019, pp. 410–415.
- [3] E. Macii, M. Poncino, Power consumption of static and dynamic CMOS circuits: A comparative study, in: Proc. 2nd Int. Conf. ASIC, 1996, pp. 425–427.
- [4] T.-J. Lee, W.-S. Yang, C.-C. Wang, A 20 GHz 8-bit all-n-transistor logic cla using 16-nm FinFET technology, in: Proc. 2021 IEEE Asia Pacific Conf. Circuit Syst., APCCAS, 2021, pp. 33–36.
- [5] M. Afghahi, A robust single phase clocking for low power, high-speed VLSI applications, IEEE J. Solid-State Circuits 31 (2) (1996) 247–254.
- [6] M. Kargar, M.B. Ghaznavi-Ghouschi, A high performance, race eliminated, two phase nonoverlapping clocked all-n-logic for both strong and subthreshold designs, in: Proc. the 16th CSI Int. Symp. Comput. Architecture Digital Syst., CADs 2012, 2012, pp. 87–92.
- [7] C.-C. Wang, O.L.J.A. Jose, W.-S. Yang, R.G.B. Sangalang, L.K.S. Tolentino, T.-J. Lee, A 16-nm FinFET 28.8-mw 800-MHz 8-bit all-n-transistor logic carry look-ahead adder, Circuits Syst. Signal Process. (2022) <http://dx.doi.org/10.1007/s00034-022-02212-2>.
- [8] C.-C. Wang, K.-C. Tsai, VLSI design of a 1.0 GHz 0.6- $\mu\text{m}$  8-bit CLA using PLA-styled all-N-transistor logic, in: Proc. 1998 IEEE Int. Symp. Circuits Syst., ISCAS, Vol. 2, 1998, pp. 236–239.
- [9] D.S. Kamarajugadda, O.L.J.A. Jose, L.-J. Yang, B. Esakki, S. Sampath, C.-C. Wang, A low-energy 8-bit CLA realized by single-phase ANT logic, in: Proc. 2022 International Conference on IC Design and Technology, ICICDT, Vietnam, 2022, pp. 28–31.
- [10] P. Gupta, S. Gourishetty, H. Mandadapu, Z. Abbas, Pvt variations aware robust transistor sizing for power-delay optimal CMOS digital circuit design, in: Proc. 2019 IEEE International Symposium on Circuits and Systems, ISCAS, Japan, 2019, pp. 1–5.
- [11] R.J. Baker, CMOS Circuit Design, Layout, and Simulation, Wiley- IEEE Press, 2010.
- [12] H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new xor and xnor gates, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26 (8) (2018) 1481–1493.
- [13] W. Al-Akel, K. Abugharbieh, A. Hasan, H.W. Marar, A power efficient 500 MHz adder, in: Proc. 2019 SoutheastCon, 2019, pp. 1–6.
- [14] M. Hasan, M.J. Hossein, M. Hossain, H.U. Zaman, S. Islam, Design of a scalable low-power 1-bit hybrid full adder for fast computation, IEEE Trans. Circuits Syst. II: Express Briefs 67 (8) (2020) 1464–1468.
- [15] S. Vidhyadharan, S.S. Dan, An efficient ultra-low-power and superior performance design of ternary half adder using CNFET and gate-overlap TFET devices, IEEE Trans. Nanotechnol. 20 (2021) 365–376.