4.15 W SIDO Buck Converter with Low Cross Regulation Using Adaptive PCCM Control

Tzung-Je Lee*, Senior Member, IEEE  
Department of Computer Science and  
Information Engineering  
Cheng Shiu University  
Kaohsiung, Taiwan 83347  
Email: tjlee@gcloud.csu.edu.tw

Chih-Kai Wang  
Department of Electrical Engineering  
National Sun Yat-Sen University  
Kaohsiung, Taiwan 80424  
Email: eyang7878@gmail.com

Chua-Chin Wang, Senior Member, IEEE  
Department of Electrical Engineering  
National Sun Yat-Sen University  
Kaohsiung, Taiwan 80424  
Email: ccwang@ee.nsysu.edu.tw

Abstract—A 4.15 W SIDO buck converter is proposed in this paper. By using the adaptive PCCM control, the FW (freewheel) phase is automatic adjusted to improve the efficiency, which is the weakness in traditional PCCM control. Besides, the current mode comparison is utilized, such that the comparators are not required for the mode control. The proposed design is implemented using TSMC 0.18 μm CMOS HV process. Based on the simulation results, the circuit achieves the cross regulation of 0.097 mV/mA and 0.066 mV/mA for the dual outputs with the load current variation from 0.5 A to 0.4 A and from 0.45 A to 0.5 A, respectively.

Keywords—SIDO, buck converter, cross regulation, PCCM.

I. INTRODUCTION

With the fast development of semiconductor technology, there are lots of components used in different electric products. It requires different power supply voltages, such that SIDO (Single inductor dual output) DC/DC converters are widely used to save the system cost and to reduce the system size [1]-[12].

Besides the load regulation, the cross regulation is another important specification to refer to cross effects caused by load variation of the dual outputs for the SIDO DC/DC converter. For a traditional SIDO buck converter, the cross regulation is not a problem when it operates in DCM because the driving current for the dual outputs, $V_{OA}$ and $V_{OB}$, are separated, as shown in Fig 1(a) [2], [5]. However, the DCM is difficult to use for large driving current. An interleaving control is presented for the SIDO DC/DC converter to improve the current in CCM [3]. Referring to Fig. 1 (b), there are 4 phases in a period. Phase 1 and phase 4 are used to drive the first output, $V_{OA}$. Phase 2 and 3 are for the second output, $V_{OB}$. Although the driving current is increased, the control circuit is very complex. Power distributive control is another widely used method for large driving current in CCM [4], [7]-[9], because the control circuit is easy to implement. Referring to Fig. 1 (c), phase 1 is to charge the inductor. Phase 2 and phase 3 are used to drive the dual outputs, $V_{OA}$ and $V_{OB}$, respectively. Because the driving currents of the dual outputs are successive for the above methods in CCM, the cross regulation is difficult to optimize. PCCM (Pseudo continuous conduction mode) is presented to improve the cross regulation by adding an additional operation phase using a freewheeling switch [1], [10]-[12]. As shown in Fig. 1 (d), in the FW (Freewheel) phase, the inductor current flows through the FW switch and the driving current for the dual output is separated such that the cross regulation is improved. However, the efficiency is poor for the PCCM control, because of the current waste in the FW phase caused by the parasitic resistor of the FW switch.

The attenuation of efficiency becomes more serious when the driving current is large. Thus, traditional PCCM control is not a good choice for large power application.

In this work, a 4.15 W SIDO buck converter is proposed for the application of the 12 V miniature AUV (Automatic underwater vehicle) system [13]. By using the adaptive PCCM control, the FW phase is automatic reduced to improve the efficiency in large driving current application. The proposed design is carried out using TSMC 0.18 μm CMOS HV process. The simulation results show that the cross regulation is 0.097 mV/mA and 0.066 mV/mA for the dual outputs, $V_{OA}$ and $V_{OB}$, respectively.

II. THE PROPOSED SIDO BUCK CONVERTER USING ADAPTIVE PCCM CONTROL

Fig. 2 shows the block diagram of the proposed circuit, including a SIDO buck converter, a FW switch, an Adaptive PCCM control circuit, a PWM control circuit, a Mode Control circuit, a Current Sensor 1, two Current Sensors 2, a Driving circuit 1, and a Driving circuit 2. Except for the off-chip devices with gray shade, the proposed design includes the power MOS transistors on-chip. The power transistors, $M_F$ and $M_C$, are 12 V devices to prevent the damage caused by the 12 V input voltage. The power transistors, $M_A$ and $M_B$, are 5 V devices, because $V_T$ varies between 5 V and 3.3 V. The power transistors, $M_{F1}$ and $M_{C1}$, are also 12 V devices to serve as the FW switch. Current Sensor 1 detects the inductor current and generates the output signal, $V_{SENSE}$, for PWM control circuit. The Adaptive PCCM control employs two Type 2 compensators for the frequency compensation for the two feedback signals, $V_{THA}$ and $V_{THB}$. Besides, a counter and two switches, $M_{HA}$ and $M_{HB}$, are used to select the control channel. The PWM control circuit utilizes a comparator, a SR-latch, and a Ramp & CLK Generator to generate the

![Fig. 1 Operating waveforms of $I_L$ in traditional SIDO buck converters using (a) DCM (b) CCM with interleaving control, (c) CCM with power distributive control, and (d) PCCM.](image)
Fig. 2 Block diagram of the proposed SIDO buck converter with adaptive PCCM control.

Fig. 3 Operating waveforms of the control signals.

PWM control signal, $V_{PWM}$. The Driving circuit 1 includes the Soft-Start Circuit, a Nonoverlap circuit, a Level Shifter, and Drivers to provide the control signals, $V_H$ and $V_L$, for $M_P$ and $M_N$, respectively. The Driving circuit 2 includes a Level Shifter and Driver for generating the control signal, $V_F$, for $M_{P2}$ and $M_{N2}$. The two Current Sensors 2 detect the two driving currents, $I_{OA}$ and $I_{OB}$, and generate the control signals, $V_{senA}$ and $V_{senB}$, respectively, for the Mode Control circuit.

A. Adaptive PCCM Control

Referring to Fig. 2 and Fig. 3, the Counter generate the control signals, $V_{EA}$ and $V_{EB}$, to select the feedback signal path from $V_{OA}$ or $V_{OB}$. When $V_{EA}$ is logic 0, the feedback path from $V_{OA}$ is used. When $V_{EB}$ is logic 0, $V_{OB}$ is then feedback to generate the signal $V_C$. $V_C$ is then compared to the sensed inductor current signal, $V_{SENSE}$. $V_{PWM}$ is pulled high when the pulse CLK occurs. When $V_{SENSE} > V_C$, $V_{PWM}$ is then reset by the SR latch, which pulls $V_H$ and $V_L$ to logic 1. It indicates that the inductor charging phase is finished and the inductor starts to discharge to the outputs. $V_A$ = logic 0 and $V_B$ = logic 0 are used to enable the outputs, $V_{OA}$ and $V_{OB}$, respectively. Notably, $V_A$ becomes logic 0 when $V_F$ is logic high and $V_{EA}$ is logic 0. $V_H$ is activated in the similar way.

B. Mode Control Circuit

Fig. 4 shows the schematic of the Mode Control circuit. $V_H$ and $V_L$ are used to control a charging current path for the capacitor, $C_{dc}$. $V_F$ is used to control the discharging current path. The sensed current signals $V_{senA}$ and $V_{senB}$ is compared
in the current mode comparison. The charging current is expressed by the following equation.

\[
I_{\text{charge}} = \begin{cases} 
I_{\text{ref}} - I_{\text{sena}}, & \text{when } V_{\text{OA}} \text{ is chosen} \\
I_{\text{ref}} - I_{\text{senb}}, & \text{when } V_{\text{OB}} \text{ is chosen}
\end{cases}
\]  

(1)

The duration of the FW phase is then determined by Eqn. (2).

\[
t_{\text{FW}} = \frac{C_{\text{dc}} V_{\text{S}}}{I_{\text{charge}}}
\]  

(2)

C. Current Sensor 1 and Current Sensor 2

The Current Sensor 1 is revealed in Fig. 5. By choosing the feature size of the transistors of M1 and M2 with the ratio equaling to 1/K, the current through M1 and M2 would be \(I_{\text{c}} \approx \frac{I_{\text{f}}}{K}\) and \(I_{\text{bias}}\), respectively. Thus, the sensed internal current through MR equals to \(I_{\text{f}} - I_{\text{bias}}\). The output voltage, \(V_{\text{SENSE}}\), is then expressed by the Eqn. (3). If \(I_{\text{bias}} \ll \frac{I_{\text{f}}}{K}\), \(V_{\text{SENSE}}\) is linearly proportional to the inductor current, \(I_{\text{s}}\).

\[
V_{\text{SENSE}} = \left(\frac{I_{\text{c}}}{J} - I_{\text{bias}}\right) \cdot R_{\text{SENSE}}
\]  

(3)

Referring to Fig. 6, the Current Sensor 2 use the resistor, \(R_{\text{senA}}\), to sense the load current. Because of the virtual short in the feedback loop, the voltage drops on \(R_{\text{c}}\) and \(R_{\text{senA}}\) equal to each other. Thus, the sensed current is \(I_{\text{sena}} = \frac{R_{\text{senA}}}{R_{\text{c}}} \cdot I_{\text{LOADA}}\). The sensed voltage is obtained in Eqn. (4).

\[
V_{\text{sena}} = \frac{R_{\text{senA}}}{R_{\text{c}}} \cdot I_{\text{LOADA}}
\]  

(4)

D. Ramp and Clock Generator

Fig. 7 shows the schematic of the Ramp and Clock Generator. The ramp signal is obtained by charging and discharging for the capacitor, \(C_{\text{comp}}\). \(V_{\text{left}}\) and \(V_{\text{right}}\) are the external reference voltages to determine the peak and the valley of the ramp signal. CLK signal is generated by the SR latch.

III. IMPLEMENTATION AND SIMULATION RESULTS

The proposed design is implemented using a typical 0.18 μm CMOS HV process. Fig. 8 shows the simulated waveforms of the dual output voltages with the load currents of 0.5 A. The DC voltage of \(V_{\text{OA}}\) is 5.0 V with ripple of 120mV, \(V_{\text{OB}}\) is at 3.3 V with ripple of 270 mV. The current ripple of \(I_{\text{A}}\) and \(I_{\text{B}}\) are 13 mA and 40 mA, respectively. Fig. 9 reveals the simulated line regulation. The overshoot is 1 mV and 1.61 mV for \(V_{\text{OA}}\) and \(V_{\text{OB}}\), respectively, when \(V_{\text{IN}}\) varied from 12 V to 10.8 V. For \(V_{\text{OA}}\), changing from 10.8 V to 12 V, the overshoot for \(V_{\text{OA}}\) and \(V_{\text{OB}}\) is 1.68 mV and 1.5 mV, respectively. The line regulation is 1.4 mV/V and 1.34 mV/V for \(V_{\text{OA}}\) and \(V_{\text{OB}}\), respectively. Fig. 10 shows the simulation results of the load regulation and the cross regulation for \(I_{\text{A}}\) varied between 0.5 A and 0.4 A. The load regulation for \(V_{\text{OA}}\) is 4.9 mV/mA. The cross regulation for \(V_{\text{OB}}\) is 0.066 mV/mA. Fig. 11 reveals the simulated waveforms for \(I_{\text{B}}\) varied between 0.5 A and 0.45 A. The load regulation of \(V_{\text{OB}}\) is 6.3 mV/mA. The cross regulation for \(V_{\text{OA}}\) is 0.097 mV/mA. The peak efficiency is simulated to be 86.315% for \(I_{\text{A}} = 0.5 \text{ A}\) and \(I_{\text{B}} = 0.5 \text{ A}\).

Table 1 summarizes the performance comparison with several prior works. The proposed design provides the best cross regulation, the maximum output current and the maximum output power. The FOM (Figure of merit) is given by including the peak efficiency, the maximum load current and the cross regulation. The proposed design possesses the best performance.
TABLE I. COMPARISONS WITH PRIOR WORKS

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (μm)</td>
<td>0.35</td>
<td>0.35</td>
<td>0.18</td>
<td>0.13</td>
<td>0.18</td>
<td>0.18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Type</td>
<td>Buck</td>
<td>Buck-Boost</td>
<td>Back-Boost</td>
<td>Back-Boost</td>
<td>Boost</td>
<td>Buck</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Control Method</td>
<td>TMC</td>
<td>OPDC</td>
<td>TMC</td>
<td>TMC</td>
<td>OPDC</td>
<td>TMC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input voltage (V)</td>
<td>3.6</td>
<td>3.7</td>
<td>1.6-3.3</td>
<td>1.8</td>
<td>0.5</td>
<td>12</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Output voltage(V)</td>
<td>1.8-2.5</td>
<td>5/13</td>
<td>2.5/3</td>
<td>2/2.5/1.5/2.2</td>
<td>1/8-1/2</td>
<td>5/3-3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td>0.5</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
<td>1</td>
<td>1</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Max Load(mA)</td>
<td>36/20</td>
<td>80/80</td>
<td>100/180</td>
<td>50/50</td>
<td>40/40</td>
<td>500/500</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Efficiency (%)</td>
<td>80</td>
<td>82</td>
<td>91.5</td>
<td>83.76</td>
<td>91</td>
<td>86.315</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cross Regulation(mV/ma)</td>
<td>0.7</td>
<td>N/A</td>
<td>2.7/2</td>
<td>0.7</td>
<td>0.2</td>
<td>0.097/0.066</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load Regulation(mV/ma)</td>
<td>N/A</td>
<td>0.457/0.142</td>
<td>0.1/2.4</td>
<td>1.51</td>
<td>N/A</td>
<td>4.9/6/3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line Regulation(mV/V)</td>
<td>N/A</td>
<td>7/7</td>
<td>1/0.5</td>
<td>1/0.5</td>
<td>N/A</td>
<td>1/1.34</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FOM*</td>
<td>11.4</td>
<td>N/A</td>
<td>6.1/4.6</td>
<td>6.0</td>
<td>18.2/33.1</td>
<td>447.9/658.3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: * FOM = (Max. load current × peak efficiency)/(Cross-regulation).

REFERENCES


