

SiC MOSFET High Side Gate Driver Design Using HV CMOS Process

Oliver Lexter July A. Jose, Jui-Min Kuo, Venkata Naveen Kolakaluri, and Chua-Chin Wang
Dept. of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan 80424
Corresponding Author: ccwang@ee.nsysu.edu.tw

Abstract—High side driver is one of major factors determines the performance of SiC MOSFETs. This research proposed an AGD (active gate driver) design that uses a window comparator circuit, feedback-controlled split-path circuit, and tri-state inverting buffer to generate weak and strong driving signals. The proposed AGD has been implemented in TSMC 0.18- μm HV CMOS (T18HVG2) technology, which has a core area of $3200 \times 2632 \mu\text{m}^2$ and an overall chip area of $4515 \times 3260 \mu\text{m}^2$. The HV MOS and diode model of Infineon IMW65R048M1H are used as the power MOSFETs in all-PVT corner post-layout simulations. The peak gate current ($I_{g(pk)}$), rise time (t_{rise}), fall time (t_{fall}), and average power consumption (P_{ave}) for the worst corner are 4.15 A, 153 ns, 187 ns, and 32.7 W, respectively, at $f_{PWM} = 500$ kHz.

Index Terms—AGD, Miller plateau, SiC MOSFET, weak and strong driving signals

I. INTRODUCTION

Silicon based power semiconductors carved its name for most power electronics applications because of its design compatibility, advanced manufacturing process techniques, and quality of material over the years [1]. In line with silicon device advancements, wide band-gap (WBG) semiconductor such as Silicon Carbide (SiC) and Gallium Nitride (GaN) offer unipolar power diodes and transistors with low on resistance and switching loss, high blocking voltage, and the ability to withstand high junction temperature because of its material superiority compared to unipolar silicon (Si) devices [2].

Designing a high side gate driver appropriate for SiC MOSFET performance is critical [3]. The SiC MOSFET driver circuit must maintain its usual driving voltage under high dv/dt and di/dt . The high dv/dt may interact with SiC C_{gd} , causing a shoot-through event, false turn-on, and crosstalk noise [4]. A low dv/dt and di/dt may be obtained by reducing the driving frequency, which reduces the power device's switching speed. The conventional architecture of gate drivers gives a trade-off between switching loss of the SiC power devices and current/voltage overshoot [5].

An Active Gate Driver (AGD) is an effective method that resolves the trade-off between current/voltage overshoot and switching loss by dynamically adjusting the driving capability in the process of switching the power SiC MOSFET. A prediction method based on MEA-BP neural network (NN)

in driving IGBT module was reported to predict the turn-on and turn-off of variable gate resistance active gate driver [6]. A BP (backpropagation) neural network was employed, and the prediction technique made the overshoot and switching loss smaller without varying the switching time to adjust the weights and biases of the NN. The prediction method and the algorithm are complex, and the driver requires positive and negative voltage supplies which are rarely appreciated. Many other researches use FPGA, or microcontroller in the design of AGD for optimal driving capability [7] [8] [9]. However, all the models don't have real-time output data and each so-called optimal driving voltage is specific only to one specific power device and topology. It needs to be retuned or reprogrammed based on the characteristics of each power device to acquire their optimal driving voltage, which is not efficient. Each driver consists of different chips that makes them bulky. The heavy computational workload requires expensive data processors, FPGAs, etc., which will increase the number of the critical components in the system to cause more downtime.

The proposed AGD method has been implemented in TSMC 0.18- μm HV CMOS (T18HVG2) technology which overcomes the area limitation of the module-based AGD driver. The reference voltages, $V_{ref(th)}$ and $V_{ref(m)}$, in the driver reduce the complexity of the computational or tuning methods that the prior works employ.

II. HIGH SIDE DRIVER DESIGN BASED ON MILLER PLATEAU DETECTOR

Fig. 1 shows the block diagram for the proposed AGD. The 2-level Miller plateau detector compares the gate voltage (V_g) to both $V_{ref(th)}$ and $V_{ref(m)}$. It generates two signals that indicate when the gate voltage enters and leaves the Miller region. The output of the detector circuit is coupled to the Logic circuit, which drives the Strong Inverter (M_{PS} , M_{NS} , both HV MOS) through V_{PS} , and V_{NS} . The Standard and Strong Inverters in the Two-stage tri-state inverting buffer generate strong and weak driving signals depending on the output of Logic circuit. To prevent overshoot, the PWM input signal is fed to the Feedback-controlled split-path circuit, which produces a delay between the signals, V_{PW} and V_{NW} . The split-path circuit drives Standard Inverter (M_{PW} , M_{NW} , both HV MOS).

*Prof. Chua-Chin Wang is also with Ins. of Undersea Technology, National Sun Yat-Sen University, Taiwan. He is also an adjunct professor of Vel Tech. U., India.




Fig. 1. Proposed SiC MOSFET AGD block diagram

TABLE I
SUMMARY OF AGD OPERATION

Case	V_{PS}	V_{NS}	V_{PW}	V_{NW}	V_g	Driving Signal Strength
1	L	L	L	L	$V_g \leq V_{ref(th)}$	Strong
2	H	L	L	L	$V_{ref(m)} \geq V_g > V_{ref(th)}$	Weak
3	L	L	L	L	$V_g > V_{ref(m)}$	Strong
4	H	H	H	H	$V_g > V_{ref(m)}$	Strong
5	H	L	H	H	$V_{ref(m)} \geq V_g > V_{ref(th)}$	Weak
6	H	H	H	H	$V_g \leq V_{ref(th)}$	Strong

The timing diagram for the proposed AGD is illustrated in Fig. 2. It consists of 6 cases; 1 to 3 for on state and 4 to 6 for off state. The different cases are detailed as follows:

Case 1: All the HV MOS driving signals are logic low. In this state, the output V_g goes up until it reaches $V_{ref(th)}$.

Case 2: In this state, when V_g exceeds $V_{ref(th)}$, it enters the Miller plateau. The driving level of V_{PS} will be pulled high. The strong driving signal of the gate voltage will be relaxed or weakened until $V_g = V_{ref(m)}$.

Case 3: When V_g is greater than $V_{ref(m)}$, the level of V_{PS} will go low. V_g will leave the Miller plateau to rise to full opening and will be revived as a strong driving signal.

Case 4: The level of the PWM signal will change from low to high, and all of the HV MOS driving signals will become high. V_g will leave from fully turned on until it goes down to the Miller plateau.

Case 5: Once it enters the Miller plateau, V_{NS} will shift from low to high. V_g at this point will become a weak driving signal until its value reach $V_{ref(th)}$.

Case 6: When the value of V_g is smaller than $V_{ref(th)}$, it will revert to a strong driving signal. V_{NS} at this point will return to a high-level signal.

Table I summarizes the outcomes of V_g based on the driving signals of HV MOS for the proposed AGD.

A. 2-level Miller plateau detector

To determine the voltage levels where AGD generates strong and weak driving signals, a 2-level Miller plateau detector is




Fig. 2. Proposed AGD timing diagram

used. Fig. 3 shows the detection circuit based on the window detector, which utilizes two comparators in parallel. The circuit realizes a window based on $V_{ref(th)}$ and $V_{ref(m)}$. When V_g is within the window, Two-stage tri-state inverting buffer generates a strong driving signal; outside the window, it generates a weak driving signal. Voltage references $V_{ref(th)}$ and $V_{ref(m)}$ can be reconfigured depending on the actual $V_{ref(th),actual}$ and $V_{ref(m),actual}$ of a given power MOSFET. The initial calibration and configuration of $V_{ref(th)}$ and $V_{ref(m)}$ can be done by referring to the datasheet of the MOSFET and conducting a double pulse test. A $V_{ref(th)}$ and $V_{ref(m)}$ in Eqn. (1) are used, since it is the most probable region during the double pulse test.

$$V_{ref(th)} = 0.3 \cdot V_{DD}; \quad V_{ref(m)} = 0.5 \cdot V_{DD} \quad (1)$$




Fig. 3. 2-level Miller plateau detector circuit

TABLE II
STATE OF V_g IN EACH CASE.

V_{PWM}	V_{SR}	V_{PS}	V_{NS}
0	0	H	H
0	1	H	L
1	0	L	L
1	1	H	L

B. Logic circuit

Referring to Fig. 1, Logic circuit generates two independent non-overlapping signals to strong HV MOS, M_{PS} and M_{NS} . Logic circuit's input is coupled to the output of the 2-level Miller plateau detector and the input signal V_{PWM} . In Miller plateau's region, Logic circuit tri-states the Strong Inverter, while only Standard Inverter is on. During this time, Two-stage tri-state inverting buffer will generate a weak driving signal to V_g . Tabulated in Table II is the truth table for the logic circuit.

C. Feedback-controlled split-path circuit

Fig. 4 shows the schematic for the feedback-controlled split-path circuit [10]. Its primary function is to provide a dead zone that eliminates the shoot-through when driving Strong Inverter during transitions. The split-path circuit takes the input signal from the PWM and generates two complementary signals with a dead zone so that M_{PW} and M_{NW} are ensured to be non-overlapping.

D. Two-stage tri-state inverting buffer

Referring to Fig. 1, Two-stage tri-state inverting buffer consists of 2 sets of HV MOS Inverters connected in parallel, namely Standard Inverter and Strong Inverter. They are driven by the split-path circuit and Logic circuit, respectively. During the non-Miller region, the operations of both Standard Inverter and Strong Inverter are the same, which generate a strong




Fig. 4. Feedback-controlled split-path schematic [10]




Fig. 5. Layout of the proposed AGD




Fig. 6. All-PVT corners post-layout simulation of the proposed design

driving signal (low output impedance) to drive SiC MOSFET. In the Miller plateau region, however, the PMOS and NMOS of Strong Inverter vary depending on the output of Logic circuit, resulting in a weak driving signal. The width of the PMOS and NMOS of the two inverters is given by Eqn. (2).

$$W_{MPW} = \frac{W_{MPS}}{3}; \quad W_{M_{NW}} = \frac{W_{M_{NS}}}{3} \quad (2)$$

III. SIMULATION AND ANALYSIS

The proposed AGD is implemented in TSMC 0.18 μm HV CMOS technology. Fig. 5 shows the design layout with a core area of $3200 \times 2632 \mu\text{m}^2$ and an overall chip area of $4515 \times 3260 \mu\text{m}^2$. Fig. 6 illustrates the all-PVT post-layout simulation output waveforms. It is evaluated in five process corners (FF, FS, TT, SF, and SS), three V_{DD} voltages (10.8, 12, and 13.2 V), and 0, 25, and 75°C . The load used during simulation is the equivalent model for Infineon IMW65R048M1H using HV MOS with parasite, diode, where $c_{iss} = 13 \text{ pF}$, and $R_g = 6 \text{ ohms}$. Furthermore, a $c_{rss} = 2 \text{ nF}$ compared to the device data sheet is employed to compensate for all the parasitic capacitance at $PWM_{freq_max} = 500 \text{ kHz}$. Referring again to Fig. 6, significant parameters such as $I_{g(pk)}$, t_{rise} , t_{fall} , and P_{ave} can be observed with values of 4.15 A, 153 ns, 187 ns, and 32.7 W, respectively. These are from the worst corner that provides the highest value of t_{rise} , t_{fall} , P_{ave} , and the lowest $I_{g(pk)}$.

TABLE III
POWER MOSFET GATE DRIVER COMPARISON

	[11]	[12]	[7]	[13]	This work
Year	2017	2018	2019	2022	2023
Publication	ECCE	JSSC	TPE	ISPSD	
Process (μm)	0.18 AMS HVCMOS	0.18 BCD	CPLD	0.18 BCD + FPGA	0.18 18HVG2
Type	Active	Passive	Active	Active	Active
Verification	Meas.	Meas.	Meas.	Meas.	Post-sim.
V_{DD}	-4 & 15 V	15 V	20 & -5 V	1.8, 3.3 & 20 V	12 V
$f_{\text{operating}}$	100 kHz	1 MHz	9.2 MHz	0.1 MHz	0.5 MHz
t_{rise}	140 ns @ 15 V	5.6 ns @ 5 V	—	—	153 ns @ 12 V
t_{fall}	—	—	—	—	187 ns @ 12 V
C_{load}	260 pF	2.7 nF	—	2 nF	2 nF
Chip area	5.00 mm ²	11.27 mm ²	—	6.25 mm ²	16.32 mm ²
$P_{\text{(ave)}}$	—	—	—	0.079 W (chip only)	32.7 W



Fig. 7. TT, $V_{DD} = 12\text{V}$, 25°C post-layout simulation

Fig. 7 shows a detailed transition of the power consumption (P_{cons}), I_g , and V_g of the proposed AGD at a typical-typical corner, $V_{DD} = 12\text{ V}$, and $T = 25^\circ\text{C}$. During turn-on, V_g starts to rise (producing a strong driving signal while the P_{cons} and I_g have peak values of 94.2 W and 6.06 A, respectively, until it reaches $V_g = 4.44\text{ V}$. By then, V_g will enter the Miller plateau generating a weak driving signal. Furthermore, the values of the power and I_g dramatically decrease until V_g hits 6.15 V. Beyond this, the driving signal shifts again to a strong driving signal with a sudden spike of I_g and P_{cons} . When $V_g = 12\text{ V}$, I_g will be approximately equal to 0 while P_{cons} is close to P_{ave} . During turn-off, the process follows the same sequence with different values of $V_{\text{ref}(th)}$ and $V_{\text{ref}(m)}$ while V_g decreases from 12 V to 0. The direction of the current at this point is also reversed. Notably, $V_{\text{ref}(th)}$ and $V_{\text{ref}(m)}$ from the simulations are not the same as the voltage references used in the Miller plateau detector because those values changes during operation. Nevertheless, since the error margin $|(V_{\text{ref}(th)} - V_{\text{ref}(m)})|$ range is large enough to compensate the actual SiC MOSFET V_{th} and V_m variations, the changes will not affect the functionality of the proposed AGD.

Monte Carlo simulations of AGD $P_{\text{(ave)}}$ are carried out to evaluate the design's robustness, as shown in Fig 8. The design achieved a minimum of 30.25 W and a maximum of 30.66 W




Fig. 8. Monte Carlo simulation for $P_{\text{(ave)}}$

$P_{\text{(ave)}}$ for 250 samples. It has an average gain (μ) of 30.44 with a deviation (σ) of 0.08, demonstrating the reliability of the design.

The literature comparison for power MOSFET driver designs is tabulated in Table III. The proposed AGD is the only design implemented on silicon using HV CMOS technology that doesn't rely on programming and thorough tuning. In other words, our AGD driver design is the most cost-effective solution without the loss of robustness by far.

IV. CONCLUSION

This research exhibit an active gate driver design for SiC power devices implemented in 0.18- μm CMOS (T18HVG2) technology. The driver is a closed-loop system that uses a 2-stage Tri-state inverting buffer that generates two distinct driving signals based on the window detection circuit's reference voltages. The performance of the proposed design is confirmed through all-PVT post-layout simulations with worse corner values of $I_{g(pk)} = 4.15\text{ A}$, $t_{\text{rise}} = 153\text{ ns}$, $t_{\text{fall}} = 187\text{ ns}$, and $P_{\text{ave}} = 32.7\text{ W}$ at test frequency of 500 kHz.

ACKNOWLEDGMENT

DragonPro, Taiwan, provided partial funding for this study, and also The National Science and Technology Council (NSTC) provided partial funding under grants NSTC 110-2623- E-110 -001-, NSTC 110-2224-E-110 -004-, and NSTC 110-2221-E-110 -063 -MY2.

REFERENCES

- [1] M. Rahimo, "Performance evaluation and expected challenges of silicon carbide power MOSFETs for high voltage applications," in *Proc. 2016 European Conference on Silicon Carbide Related Materials (ECSCRM)*, 2016, pp. 1–1.
- [2] A. Merkert, T. Krone, and A. Mertens, "Characterization and scalable modeling of power semiconductors for optimized design of traction inverters with Si- and SiC-devices," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2238–2245, May 2014.
- [3] J. Zhao, J. Zhang, H. Wu, and Y. Zhang, "Design of gate driver and power device evaluation platform for SiC MOSFETs," in *Proc. 2018 1st Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia)*, 2018, pp. 250–255.
- [4] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting SiC MOSFET behavior under hard-switching, soft-switching, and false turn-on conditions," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 11, pp. 9001–9011, November 2017.
- [5] A. P. Camacho, V. Sala, H. Ghorbani, and J. L. R. Martinez, "A novel active gate driver for improving SiC MOSFET switching trajectory," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 11, pp. 9032–9042, November 2017.
- [6] Z. Meng, Y. Yang, Y. Gao, S. Ai, Y. Zhang, Y. Lv, Z. Zhang, Y. Wen, L. Wu, P. Zhang, and J. D. Thomson, "Prediction method of driving strategy of high-power IGBT module based on MEA-BP neural network," *IEEE Access*, vol. 8, pp. 94 731–94 747, May 2020.
- [7] Y. Yang, Y. Wen, and Y. Gao, "A novel active gate driver for improving switching performance of high-power SiC MOSFET modules," *IEEE Transactions on Power Electronics*, vol. 34, no. 8, pp. 7775–7787, August 2019.
- [8] S. Zhao, X. Zhao, A. Dearien, Y. Wu, Y. Zhao, and H. A. Mantooth, "An intelligent versatile model-based trajectory-optimized active gate driver for silicon carbide devices," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 1, pp. 429–441, March 2020.
- [9] D. Han, S. Kim, X. Dong, Z. Guo, H. Li, J. Moon, Y. Li, F. Z. Peng, R. S. K. Moorthy, and M. Chinthavali, "An integrated active gate driver for SiC MOSFETs," in *Proc. 2021 IEEE 8th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, 2021, pp. 305–309.
- [10] H.-Y. Huang and Y.-H. Chu, "Feedback-controlled split-path CMOS buffer," in *Proc. 1996 IEEE International Symposium on Circuits and Systems (ISCAS)*, vol. 4, 1996, pp. 300–303 vol.4.
- [11] H. C. P. Dymond, D. Liu, J. Wang, J. J. O. Dalton, and B. H. Stark, "Multi-level active gate driver for SiC MOSFETs," in *Proc. 2017 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2017, pp. 5107–5112.
- [12] A. Seidel and B. Wicht, "Integrated gate drivers based on high-voltage energy storing for GaN transistors," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 12, pp. 3446–3454, Sep. 2018.
- [13] W. T. Cui, W. J. Zhang, J. Y. Liang, H. Nishio, H. Sumida, H. Nakajima, Y.-T. Hsieh, H.-H. Tsai, Y.-Z. Juang, W.-K. Yeh, and W. T. Ng, "A dynamic gate driver IC with automated pattern optimization for SiC power MOSFETs," in *Proc. 2022 IEEE 34th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 2022, pp. 33–36.