

Energy-Efficient Double-Edge Triggered Flip-Flop

Chua-Chin Wang · Gang-Neng Sung ·
Ming-Kai Chang · Ying-Yu Shen

Received: 20 August 2009 / Revised: 30 December 2009 / Accepted: 1 February 2010
© 2010 Springer Science+Business Media, LLC. Manufactured in The United States

Abstract This paper presents a novel design for a double-edge triggered flip-flop (DETFF). A detailed analysis of the transistors used in the DETFF is carried out to determine the critical path. Therefore, the proposed DETFF employs low- V_{th} transistors at critical paths such that the power-delay product as well as the large area consumption caused by the low- V_{th} transistors can be resolved simultaneously. Therefore, the proposed DETFF fully utilizes the multi- V_{th} scheme provided by advanced CMOS processes without suffering from a large area penalty, slow clock frequency, and poor noise immunity. The proposed design is implemented using a typical 0.18- μm 1P6M CMOS process. The measurement results reveal that the proposed DETFF reduce the power-delay product by at least 25% (i.e., dissipated energy).

Keywords Double-edge triggered · Flip-flop · Low power · Multiple V_{th} · Clocking

1 Introduction

A double-edge triggered flip-flop (DETFF) can latch digital data signal switches at both the rising and the falling edges. In other words, DETFFs allow system designers to use a slower frequency clock while maintaining the same data throughput. In addition, the power

dissipation is expected to be reduced by half without any significant negative impact. DETFF can thus be used in many VLSI signal processing applications, especially in register and latch intensive SOC (system-on-chip) applications [12–14]. Double-edge triggering or latching is also widely used in pipelining designs, e.g., [1, 2], to reduce the sequencing overhead. Many DETFF-related researches have been reported thus far, including [3–10]. Lu and Ercegovac [6] is probably one of the earliest works to resolve the demands of double-edge triggering. The states of the cross-coupled pairs in the two latches do not flip easily, which in turn decreases the operating frequency. The solution reported in [3] mainly focused on the speed rather than the power consideration. Johnson and Kourtev [4] successfully integrated a PTL (pass transistor logic)-based XOR gate with a pair of back-to-back inverter pairs such that the number of transistors was reduced. The DETFF in [8] was designed specifically for TSPC (true-single-phase-clocking) logic.

With the increasing developments in CMOS technologies, multiple V_{th} (threshold voltage) transistors can be fabricated on a single die. Such rapid developments have led to increased emphasis on realizing further improvements in the performance of DETFF designs by using deep sub-micron CMOS processes. For instance, [5] proposed the use of a low-swing scheme to resolve the power dissipation problem. Low- V_{th} NMOS transistors are driven by the clock and the inverted clock. However, a total of three back-to-back inverter pairs are required. Sung et al. [7] reported a full-low- V_{th} DETFF that actually replaces all of the transistors in the DETFF described in [4] with low- V_{th} transistors. Obviously, the power consumption is reduced in such a design. However, methods using multi- V_{th} suffer from

Chua-Chin Wang, Senior Member, IEEE.

C.-C. Wang (✉) · G.-N. Sung · M.-K. Chang · Y.-Y. Shen
Department of Electrical Engineering,
National Sun Yat-Sen University,
Kaohsiung, 80424, Taiwan
e-mail: ccwang@ee.nsysu.edu.tw

the problem that low- V_{th} transistors occupy a larger area than normal transistors. Moreover, several side effects are caused. First, the subthreshold current is increased, which is undesirable in the standby mode. Second, the noise immunity worsens because of the reduction in the threshold voltage. Therefore, it is necessary to determine the critical path in a DETFF and determine which transistors can be suitably replaced by low- V_{th} MOS.

2 Low-Energy DETFF Design

With the rapid developments in CMOS technology, multiple threshold voltage transistors have now become available. In this study, dual threshold voltage transistors manufactured by a typical 0.18- μm 1P6M CMOS process are used to construct a DETFF.

2.1 Current Analysis of Dual- V_{th} Transistors

The drain current in the saturation region of a MOSFET transistor is given by

$$I_D = \frac{k_p}{2} \frac{W_{\text{eff}}}{L_{\text{eff}}} (V_{GS} - V_{th})^2, \tag{1}$$

where k_p is the process parameter and W_{eff} and L_{eff} are the effective width and length of the transistor, respectively. According to Eq. 1, a lower threshold voltage transistor can produce a larger drain current. Furthermore, if we consider $\frac{W_{\text{eff}}}{L_{\text{eff}}}$ to be constant, then Eq. 1 can be derived as $I_D \propto (V_{GS} - V_{th})^2$.

Consider a TSMC 0.18- μm 1P6M CMOS process as an illustrative example. The threshold voltages of normal (high) NMOS/PMOS and medium (low) NMOS/PMOS are listed in Table 1. For the NMOS, $V_{GS} = VDD = 1.8$ V, the high threshold voltage $V_{th-n} = 0.48$ V, and the low threshold voltage $V_{th-m} = 0.23$ V. Therefore, we can calculate the ratio of $\frac{I_{DH}}{I_{DL}}$ as

$$\frac{I_{DH}}{I_{DL}} = \frac{(V_{GS} - V_{th-n})^2}{(V_{GS} - V_{th-m})^2} = \frac{(1.8 - 0.48)^2}{(1.8 - 0.23)^2}, \tag{2}$$

Table 1 Characteristics of MOS transistors in a 0.18- μm CMOS process.

	Normal N	Medium N	Normal P	Medium P
V_{th} (V)	0.48	0.23 V	-0.49	-0.28
W/L (nm/nm)	220/180	220/300	220/180	220/250
Area (μm^2)	0.92 \times 1.5	0.92 \times 1.78	1.08 \times 2	1.6 \times 2.59
Area penalty	0	+18.67%	0	+91.85%

W/L denotes the feature size of the MOS transistors.

where I_{DH} and I_{DL} are the drain currents of the high and the low threshold voltage transistor, respectively. Therefore, the current increases by approximately 40%.

On the other hand, with the decrease in the transistor operating voltage, the threshold voltage decreases as well. The subthreshold current is calculated as

$$I_{\text{DSUB}} = \frac{W_{\text{eff}}}{W_o} \cdot I_o \cdot 10^{(V_{GS} - V_{th})/S}, \tag{3}$$

where W_o and I_o are the gate width and drain current, respectively. S is the subthreshold swing parameter, and it can be calculated as

$$S \approx 2.3V_T \left[1 + \frac{C_d}{C_{ox}} \right], \tag{4}$$

where V_T is the thermal voltage and C_d , the junction capacitance between the source and the drain. The leakage current can be obtained by replacing V_{GS} with 0 as

$$I_{\text{leak}} = \frac{W_{\text{eff}}}{W_o} \cdot I_o \cdot 10^{-V_{th}/S}. \tag{5}$$

If W_o remains unchanged, then I_{DSUB} as well as I_{leak} will increase with I_o . Therefore, the subthreshold current becomes a positive factor for driving wires. In other words, a transistor with low- V_{th} is more suitable for driving wires than for storing data. In contrast, high- V_{th} transistors are suitable for storing data.

2.2 Side Effects of Low- V_{th}

In addition to the increased leakage current when low- V_{th} transistors are used, other side effects are also produced.

Temperature Coefficient The reduction in the threshold voltage leads to an increase in the temperature coefficient according to the following equation.

$$TCV_{th} = \frac{1}{V_{th}} \cdot \frac{\partial V_{th}}{\partial T}, \tag{6}$$

where TCV_{th} is the temperature coefficient and T , the temperature.

Output Impedance of Drain The impedance looking into the drain of an MOS is given by the following equation.

$$r_o^{-1} = \frac{\partial i_D}{\partial v_{DS}} \propto (V_{GS} - V_{th})^2 \cdot \lambda, \tag{7}$$

where r_o is the output impedance, i_D and v_{DS} are the AC portions of the signals of the drain current and the voltage drop across the channel, respectively, and λ is the channel modulation factor. Therefore, the reduction in the threshold voltage leads to an increase




Figure 1 Single-latch DETFF described in [4].

in the output impedance at the drain. In other words, it is difficult to flip the state at the drain.

2.3 Schematic of Proposed DETFF

Figure 1 shows the single-latch DETFF described in [4], and Fig. 2 shows the modified version of the single-latch DETFF proposed in [7]. The only difference between the two is that in the latter, all of the transistors are replaced with low- V_{th} transistors except for the two inverters on the right-hand side. Although the simulation results reported in [7] showed that there




Figure 2 Single-latch DETFF described in [7].




Figure 3 Proposed energy-efficient DETFF.

was an improvement in terms of power dissipation, the area penalty is very high. According to the characteristics listed in Table 1, the area overhead will be roughly 55.26%, which is impractical. In addition, the increased output impedance at these output nodes makes it difficult for the back-to-back inverter pairs to flip states if necessary, according to the analysis in the previous section. Consequently, the operating speed will be reduced.

A simple method to improve the single-latch DETFF is shown in Fig. 3. M13 to M16 are XOR gates that are used to detect the edge transitions generated in the inverters I13 to I16. Therefore, this combination acts as an edge detector and generator, which is not critical to the state transitions at D and Q. It is not necessary to suffer the large area penalty and high leakage current by using low- V_{th} transistors to construct such an XOR gate.

Selection of M18 Notably, the input, D, is present at the source of PMOS M18, while we expect that the




Figure 4 Layout of proposed DETFF cell.




Figure 5 Die photo of prototypical chip using proposed DETFF.

state of node B will follow the input D given the fact that the XOR result at the gate drive of M18 is pulled low. Because D is at the source of M18 and B is at M18’s drain, M18 is physically a common-gate amplifier formation whose gain is proportional to gm_{M18} , the transconductance of M18. gm_{M18} is directly proportional to $(V_{GS} - V_{th})$. Therefore, a low- V_{th} transistor is a better solution to obtain speed and power at the expense of area.

Selection of M17 The output, Q, resides at the drain of M17. In order to make it easy for I17 to flip the state of Q, its load should be small. Therefore, using a low- V_{th} transistor will be a bad solution based upon the conclusion given by Eq. 7. Therefore, we propose the use of a normal NMOS transistor rather than a low- V_{th} one.

Selection of M19 and M20 Basically, M19 and M20 constitute an inverter to drive I17. However, the input of this inverter, i.e., node B, is the output of another



Figure 6 One DETFF operates with 10 MHz clock.




Figure 7 4-bit DETFF counter operates with a 10 MHz clock.

inverter composed of M17 and M18. Notably, the inverter composed of M17 and M18 is a “floating” inverter where there is no path to either VDD or GND. Therefore, node B becomes a “weak” output to drive the inverter composed of M19 and M20, where M19 is the current source and M20 is the current sink. If M19 is a high- V_{th} transistor, it will suffer from the problem of having to supply a large current to drive I17 in addition to the fact that the “weak” node B cannot easily switch it on. As a consequence, the slew rate ($SR = \frac{\partial V}{\partial t} = \frac{I}{C_L}$) at \bar{Q} deteriorates. Hence, M19 should be a low- V_{th} transistor.

In other words, the proposed DETFF only utilizes two low- V_{th} transistors at M18 and M19. The overall area penalty is then reduced to merely 11% at most [15].

3 Implementation and Measurement

TSMC (Taiwan Semiconductor Manufacturing Company) 0.18- μm 1P6M CMOS process is adopted to design the proposed DETFF. The layout of the proposed DETFF cell is shown in Fig. 4; the cell has an area of $4.1 \times 18.255 \mu\text{m}^2$. A photo of the die photo of a prototypical chip design is shown in Fig. 5. It has an area of $823 \times 888 \mu\text{m}^2$ and it includes pads, two 4-bit registers composed of the proposed DETFFs, a build-in current-starved VCO, a loadable up/down

Table 2 Performance comparison with previous works.

	[4]	[8]	[7]	[11]	Ours
Rise delay (ps)	503	381	410	169	375
Fall delay (ps)	765	430	420	170	345
Power (μW)	66.3	90.9	47.8	154	31.7
$P \times D$ (fJ)	50.5	39.0	19.6	260.3	11.9
Years	2001	1997	2004	2007	2009




Figure 8 Comparison with proposed design and previous work [7].

counter also composed of the proposed DETFFs, and a MUX. Figure 6 shows the 1-bit DETFF operating with a 10 MHz clock. Figure 7 shows the proposed 4-bit DETFF counter operating with a 10 MHz clock to justify that the DETFF-based registers are operating correctly. A performance comparison of the proposed design with several previous DETFFs is summarized in Table 2. Although the proposed design has a chip area that is increased 11%, it dissipates the least energy and consumes the least power. Our design saves at least 33% power and 39% energy. Figure 8 shows the comparison with the proposed 4-bit DETFF counter and all low- V_{th} 4-bit DETFF counter [7]. It is observed that our design can save more power when the clock rate increases further.

4 Conclusion

In this work, we have proposed an energy-efficient DETFF design to realize low power consumption. A detailed circuit analysis help determine which transistors should be replaced with low- V_{th} ones and which transistors should be replaced with normal ones. The measurement results justify our analysis.

Acknowledgements This research was partially supported by the National Science Council under grant NSC97-2220-E-110-009, the Ministry of Economic Affairs under grant 98-EC-17-A-02-S2-0017, 98-EC-17-A-07-S2-0010, and 98-EC-17-A-01-S1-104, and the National Health Research Institutes under grant NHRI-EX98-9732EI. The authors would like to thank CIC of NSC for their chip fabrication service.

References

1. Wang, C.-C., Huang, C.-J., & Tsai, K.-C. (2000). A 1.0 GHz 0.6- μm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic. *IEEE Transactions of Circuits and Systems, Part II: Analog and Digital Signal Processing*, 47(2), 133–135.
2. Wang, C.-C., Wu, C.-F., & Tsai, K.-C. (1998). A 1.0 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking. *IEE Proceedings—Computers and Digital Techniques*, 145(6), 433–436.
3. Afghahi, M., & Yuan, J. (1991). Double edge-triggered D-flip-flop for high-speed CMOS circuits. *IEEE Journal of Solid-State Circuits*, 26(8), 1168–1170.
4. Johnson, T. A., & Kourtev, I. S. (2001). A single latch, high speed double-edge triggered flip-flop (DETFF). In *2001 IEEE international conference on electronics, circuits, and systems* (Vol. 1, pp. 189–192).
5. Kim, C., & Kang, S.-M. (2002). A low-swing clock double-edge triggered flip-flop. *IEEE Journal of Solid-State Circuits*, 37(5), 648–652.
6. Lu, S. L., & Ercegovic, M. (1990). A novel CMOS implementation of double-edge triggered flip-flops. *IEEE Journal of Solid-State Circuits*, 25(4), 1008–1010.
7. Sung, Y. Y., & Chang, R. C. (2004). A novel CMOS double-edge triggered flip-flop for low-power applications. In *2004 IEEE international symposium on circuits & systems (ISCAS'2004)* (pp. 665–668).
8. Wang, J.-S. (1997). A new true-single-phase-clocked double-edge-triggered flip flop for low-power VLSI design. In *1997 IEEE international symposium on circuits & systems (ISCAS'97)* (pp. 1986–1989).
9. Rasouli, S.-H., Khademzadeh, A., Afzali-Kusha, A., & Nourani, M. (2005). Low-power single- and double-edge-triggered flip-flops for high-speed applications. *IEE Proceedings. Circuits, Devices and Systems*, 152(2), 118–122.
10. Shu, Y.-H., Tenqchen, S., Sun, M.-C., & Feng, W.-S. (2006). XNOR-based double-edge-triggered flip-flop for two-phase pipelines. *IEEE Transactions on Circuits and Systems*, 53(2), 138–142.
11. Goh, W. L., Seng, Y. K., Zhang, W., & Lim, H. G. (2007). A novel static dual edge-trigger flip-flop for high-frequency low-power application. In *2007 International symposium on integrated circuits (ISIC'07)* (Vols. 26–28, pp. 208–211).
12. Lee, T.-J., Chang, T.-Y., & Wang, C.-C. (2009). Wide-range 5.0/3.3/1.8-V I/O buffer using 0.35- μm 3.3-V CMOS technology. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 56(4), 763–772.
13. Wang, C.-C., Huang, C.-C., Huang, J.-M., Chang, C.-Y., & Li, C.-P. (2008). ZigBee 868/915-MHz modulator/demodulator for wireless personal area network. *IEEE Transactions on VLSI Systems*, 16(7), 936–939.
14. Wang, C.-C., Sung, G.-N., & Liu, P.-L. (2008). Power-aware design of an 8-bit pipelining ANT-based CLA using data transition detection. *Journal of Signal Processing Systems*, 52(2), 127–135.
15. Oh, C., Kim, S., & Shin, Y. (2009). Timing analysis of dual-edge-triggered flip-flop based circuits with clock gating. In *2009 IEEE international conference on IC design and technology (ICICDT'09)* (pp. 59–62).



Chua-Chin Wang was born in Taiwan in 1962. He received the B.S. degree in electrical engineering from National Taiwan University in 1984, and the M.S. and Ph.D. degree in electrical engineering from State University of New York in Stony Brook in 1988 and 1992, respectively. He then joined the Department of Electrical Engineering, National Sun Yat-Sen University, Taiwan. His recent research interests include mixed-signal circuit design, low-power and high-speed circuit design, communication interfacing circuitry, and bio-chips. He founded SOC group in Department of Electrical Engineering, National Sun Yat-Sen University during 2005. He was the Director of Engineering Technology Research & Promotion Center (ETRPC), National Sun Yat-Sen University, between 2007 and 2009. He becomes Chairman of Department of Electrical Engineering, National Sun Yat-Sen University, Taiwan, since 2009. He was General Chair of 2007 VLSI Design/CAD Symposium. He was Chair of IEEE Circuits and Systems Society (CASS), Tainan Chapter, from 2007 to 2008. He was also Chair of IEEE Solid-State Circuits Society (SSCS), Tainan Chapter, from 2007 to 2008. He was the founding Councilor of IEEE NSYSU Student Branch in 2007. He is also a member of the IEEE CASS Multimedia Systems & Applications (MSA), VLSI Systems and Applications (VSA), Nanoelectronics and Giga-scale Systems (NG), and Biomedical Circuits and Systems (BioCAS) Technical Committees. He is a senior member of IEEE since 2004. He was a Guest Editor of International Journal of Electrical Engineering, and Journal of Signal Processing Systems. Currently, he is also serving as the Associate Editor of International Journal of VLSI Design, IEICE Trans. on Electronics, and Journal of Signal Processing Systems. He is IEEE CASS Nanoelectronics and Giga-scale Systems (NG) Technical Committee Chair term from 2008 to 2009.



Gang-Neng Sung was born in Taiwan in 1981. He received the B.S. degree in Department of Computer and Communication

Engineering in National Kaohsiung First University of Science and Technology in 2004, and the M.S. degree in Department of Electrical Engineering in National Sun Yat-Sen University in 2006. He is currently working toward the Ph.D. in the Department of Electrical Engineering National Sun Yat-Sen University, Kaohsiung, Taiwan. His recent research interests include VLSI design, low power design and car electronics.



Ming-Kai Chang was born in Taiwan in 1979. He received B.S. degree in Information Management from Kun Shan University of Technology, Taiwan, in 2001, and the M.S. degree in Electrical Engineering at National Sun Yat-Sen University in 2005. His current research interests are VLSI design and video decoder.



Ying-Yu Shen was born in Taiwan in 1983. He received B.S. degree in Department of Computer Science in Tunghai University, Taiwan, in 2005, and the M.S. degree in Electrical Engineering at National Sun Yat-Sen University in 2007. His current research interests is VLSI design.