

A Digital PWM of 10-bit With Clock Gating Technique and Conditional Capture MS-DFFs

Pradyumna Vellanki

Department of Electrical Engineering
National Sun Yat-sen University
Kaohsiung, Taiwan
v.pradyumna93@gmail.com

Sai Nikhil Karnala

Department of Electrical Engineering
National Sun Yat-sen University
Kaohsiung, Taiwan
sainikhilkarnala2000@gmail.com

L S S Pavan Kumar Chodiseti

Department of Electrical Engineering
National Sun Yat-sen University
Kaohsiung, Taiwan
pavanece9@gmail.com

Venkata Naveen Kolakaluri

Department of Electrical Engineering
National Sun Yat-sen University
Kaohsiung, Taiwan
kvnaveen080@gmail.com

Chua-Chin Wang*

Institute of Integrated Circuit Design
National Sun Yat-sen University
Kaohsiung, Taiwan
ccwang@ee.nsysu.edu.tw

Abstract—This study presents a high-resolution ($N=10$) Digital Pulse Width Modulation (DPWM) with redundant clock activity using the clock gating technique based on conditional capture logic to the master-slave D flop-flops in the clock counter. This design also uses a very small number of D flip-flops (DFFs) that is far less than the theoretical number, 2^N . Our design uses a single clock to achieve high clock frequency and synchronization. The proposed DPWM design is implemented in the 40-nm CMOS process. The core area of the design is $229.13 \times 290.24 \mu\text{m}^2$. The DPWM functionality is verified through 45-PVT-corner post-layout simulations. The range of duty cycle obtained is from 0.1% to 99.9% at an operating frequency of 500 MHz with a load 30 pF and 5.12 mW is the power dissipation at the highest clock frequency.

Index Terms—DPWM, clock activity, conditional capture, clock gating, master-slave D flip-flops, 10-bit Magnitude Detector




Fig. 1. Proposed Digital PWM using clock gating technique

I. INTRODUCTION

Integrated dc-dc converters are vital in power management systems, necessitating high efficiency, ease of adjustment, and effective control [1]. When contrasted with analog systems, digital control presents considerable benefits for power DC-DC regulation. One specific type of digital controller, Digital PWM (DPWM), operates effectively at low voltage supplies while maintaining a low quiescent current, making it particularly suitable for low-power functions [2], [3]. A DPWM designed in 40-nm CMOS employed an extensive series of D flip-flops (DFFs) for low-power PWM buck converters, as documented [4]. This controller enhances the power efficiency of the buck converter by automatically selecting between discontinuous conduction mode and continuous conduction mode. Nevertheless, it features three clock inputs, which complicates synchronization and operation at varying frequencies.

In our prior design [5], a DPWM is implemented utilizing a singular clock alongside a matrix shift array, which facilitates scalability to various frequencies while mitigating the impact of clock skew. Even though the design uses a single clock, its highest duty cycle achieved is only 90%, and the number of DFFs required for high resolution increases rapidly. In our prior succeeding design [6], a DPWM technique employs a re-configurable decoder, necessitating only a minimal quantity of DFFs, but suffers with redundant clock activity.

The proposed DPWM design utilizes Conditional Capture Master-Slave DFFs (CCMS-DFFs) to minimize the redundant clock activity. A 10-bit resolution is implemented in this design to prove functionally applicable to a higher resolution with a maximum achievable duty cycle of 99.9%.

II. CLOCK GATING TECHNIQUE BASED DPWM

Fig. 1 illustrates the proposed DPWM architecture, which contains three main blocks, namely Data Synchronization, Pulse Generator, and Buffer Network. The Data Synchronization block will decide the % of the duty cycle of the

*Corresponding author




Fig. 6. Schematic of Zero State Interceptor




Fig. 7. Schematic of 10-bit Magnitude Detector

determined as binary multiples of clock period T_{CLK} as given in Eqn.(1).

$$T_{DPWM} = (2^N) * T_{CLK} \quad (1)$$

where N refers to the number of Clock Counter bits.

Illustrated in Fig. 5 is the schematic of the Pre-synchronizer, which generates P_S periodically after every T_{DPWM} . The 10-bit NOR gate detects when the counter is reset to its initial state represented by $C_{NS[0:9]} = 0000000000$. The DFF produces a stable P_S signal from the 10-bit NOR gate through a delayed triggering at an alternative clock edge. This delayed transition ensures that the logic output reaches a stable state, thereby minimizing the occurrence of glitches in the P_S . A similar circuit is also implemented in the prior work [6], but the generated P_S signal suffered with half-clock cycle delay from the counter output.

To minimize the delay the 10-bit NOR gate inputs are taken from the State Prediction Circuit, $C_{NS[0:9]}$, instead of the Clock Counter outputs $C_{PE[0:9]}$. As the name suggests the State Prediction Circuit predicts the next state of the counter from the current state $C_{NE[0:9]}$. This means the 10-bit NOR gate output is generated when the current state output $C_{NE[0:9]}$ is equal to 1111111111.

3) *Data Register*: In the proposed DPWM architecture the Pre-synchronizer determines when the data needs to be sampled. The sampled data is stored throughout the T_{DPWM} interval to maintain the stability of the system. To accomplish this task, a 10-bit parallel-in-parallel-out register comprising of positive edge DFFs is used. Any input data changes during




Fig. 8. DPWM layout and floor plan

the T_{DPWM} interval will be updated at the positive edge of the P_S signal.

B. Pulse Generator

The Pulse Generator block consists of three subparts, which include Zero State Interceptor, 10-bit Magnitude Detector, and Transition Pulse Width Generator.

1) *Zero State Interceptor*: As illustrated in Fig. 6, the Zero State Interceptor generates the start point signal V_{SP} periodically when the Clock Counter output $C_{PE[0:9]}$ is equal to 0000000000. As the name implies the circuit inhibits the V_{SP} signal when the Data Register output $D_{R[0:9]}$ is at zero state (0000000000). This interception is necessary, since no PWM signal needs to be generated when the data register output is zero. The circuit is implemented with the help of a 10-bit OR gate, which detects the zero state at the Data Register output and AND gate to perform the inhibition function.

2) *10-bit Magnitude Detector*: The end point of the output PWM signal V_{DPWM} is defined as V_{EP} and is generated by

TABLE I
PERFORMANCE COMPARISON OF DPWM DESIGNS

	[13]	[12]	[5]	[6]	Our work
Year	2019	2021	2022	2023	2025
Publication	ICEIC	AICSP	ISCAS	MWSCAS	iEECON
Technology	65-nm	180-nm	180-nm	180-nm	40-nm
Verification	Post-Layout Sim.	Measurement	Post-Layout Sim.	Post-Layout Sim.	Post-Layout Sim.
VDD (V)	0.6	1.3	1.8	1.8	0.9
Clock frequency (MHz)	64	2	6.25	200	500
Resolution (bits)	6	5	4	8	10
Max. Duty Cycle	50%	70%	90.6%	99.6%	99.9%
Core area (mm ²)	0.0317	2.25	0.205	0.325	0.0665
Load	4.7 μ H	10 μ F & 2.2 μ H	60 pF	10 μ F & 8 μ H	30 pF
Power Diss. (mW)	N/A	17.8 @ 2 MHz	5.05 @ 6.25 MHz	188 @ 200 MHz	5.12 @ 500 MHz




Fig. 9. 45-PVT-corner post-layout simulations of V_{DPWM}




Fig. 10. 45-PVT-corner post-layout simulations of V_{DPWM} for $D_{R[0:9]}=0000000111$

the 10-bit Magnitude Detector when the Clock Counter output $C_{PE[0:9]}$ is equal to the Data Register output $D_{R[0:9]}$ which is user-defined. The schematic of 10-bit Magnitude Detector is illustrated in Fig. 7.

3) *Transition Pulse Width Generator*: The pulse width (T_{pulse}) of the V_{DPWM} is defined as the time difference between two signals V_{SP} and V_{EP} as shown in the Fig. 2. The T_{pulse} is inclusive of V_{SP} period (T_{SP}) while excluding V_{EP} period (T_{EP}). The design of this block is similar to our previous design [6].

C. Buffer Network

The Buffer Network utilizes a non-overlapping circuit depending on a split path architecture as reported in our previous design [7]–[11]. The Cross Coupled Delay Generation circuit




Fig. 11. Roadmap

introduces a dead time that eliminates shoot-through when the buffer is driven during transitions.

III. VERIFICATION BY POST-LAYOUT SIMULATIONS

Using the 40-nm CMOS process, the proposed DPWM design is implemented. The chip layout is illustrated in Fig. 8. The design is analyzed at various process (SS, TT, FF, SF, FS), voltage (V_{DD} , $V_{DD}-10\%$, $V_{DD}+10\%$), and temperature (0°C , 25°C , 75°C). To verify the functionality, the inputs $IN_{[0:9]}$ are applied from a 10-bit Johnson Counter. For a 500 MHz clock frequency, with a 30 pF load capacitance, the output V_{DPWM} at 45-PVT-corner post-layout simulations are illustrated in Fig 9. It can be observed that the duty cycle is varying from 0.1% to 99.9%. For $D_{R[0:9]}=0000000111$, the V_{SP} , V_{EP} , P_S , V_{DPWM} can be observed in Fig 10, at 45-PVT-corner simulations. The timing diagram shown in Fig. 2 is verified by the results of post-layout simulations as shown in Fig. 10. Table I presents a comparative analysis of the performance of our research in relation to earlier DPWM studies. Fig. 11 illustrates the maximum operating clock frequency roadmap of DPWMs in recent years [5], [6], [12], [13]. Apparently, the DPWM proposed in this investigation is with maximum operating clock frequency and also with maximum duty cycle.

IV. CONCLUSION

This study presents a DPWM using the clock gating technique using 40-nm CMOS process. In this design, a significantly small number of DFFs are used compared to prior works because of the modifications carried out in the 10-bit Magnitude Detector and the Data Register. The redundant clock activity leads to excess power consumption and clock skew, which is eliminated in this work by using clock gating in the CCMS. The duty cycle obtained is 0.1% to 99.9% at an operating frequency of 500 MHz with a load of 30 pF with a power dissipation of 5.12 mW. The proposed clock-gated DPWM is highly suitable for digitally controlled DC–DC buck converters in power management integrated circuits (PMICs), enabling high-resolution, energy-efficient voltage regulation at high operating frequencies

V. ACKNOWLEDGMENT

This work was partially funded by National Science and Technology Council (NSTC), Taiwan, under grant NSTC 114-2923-E-110-001-, NSTC 112-2923-E-006-003-MY3, and NSTC 114-2218-E-110-009-.

REFERENCES

- [1] W.-R. Liou, M.-L. Yeh and Y. L. Kuo, "A high efficiency dual-mode buck converter IC for portable applications," in *IEEE Trans. on Power Electronics*, vol. 23, no. 2, pp. 667-677, March 2008
- [2] P.-H. Chen, C.-S. Wu and K.-C. Lin, "A 50 nW-to-10 mW output power tri-mode digital buck converter with self-tracking zero current detection for photovoltaic energy harvesting", *IEEE J. of Solid-State Circuits*, vol. 51, no. 2, pp. 523-532, Feb. 2016.
- [3] B. Patella, A. Prodic, A. Zirger and D. Maksimovic, "High-frequency digital pwm controller ic for dc-dc converters", *IEEE Trans. on Power Electronics*, vol. 18, no. 1, pp. 438-446, Jan. 2003.
- [4] X. Zhang, P.-H. Chen, Y. Okuma, K. Ishida, Y. Ryu, K. Watanabe, et al., "A 0.6 v input ccm/dcm operating digital buck converter in 40 nm cmos", *IEEE J. of Solid-State Circuits*, vol. 49, no. 11, pp. 2377-2386, Nov. 2014.
- [5] V. N. Kolakaluri, O. L. J. A. Jose and C.-C. Wang, "Matrix phase shift based DPWM technique to achieve 90% duty cycle," in *Proc. 2023 IEEE Int. Symp. on Circuits and Syst. (ISCAS)*, 2023, pp. 1-4.
- [6] V. N. Kolakaluri, O. L. J. A. Jose and C.-C. Wang, "A 99.6 % duty cycle high-resolution DPWM using reconfiguring decoder," in *Proc. 2023 IEEE 66th Int. Midwest Symp. on Circuits and Syst. (MWSCAS)*, 2023, pp. 241-244.
- [7] P. Vellanki, V. N. Kolakaluri, Y.-C. Chang, L. S. S. P. K. Chodiseti, M. M.-C. Chou and C.-C. Wang, "Active gate driver design using differential timing-based Miller detector for power MOSFET," in *Proc. 2024 IEEE Asia Pacific Conf. on Circuits and Syst. (APCCAS)*, Taiwan, 2024, pp. 744-748.
- [8] C.-C. Wang, P. Vellanki, W.-E. Chiu, L. S. S. P. K. Chodiseti, V. N. Kolakaluri, Y.-C. Chang, and M. M.-C. Chou "A 24.9% power reduction active gate driver with power gating and current modulation for power MOSFETs," *IEEE Trans. on Circuits and Syst. II: Express Briefs*, vol. 72, no. 11, pp. 1640-1644, Nov. 2025.
- [9] C.-C. Wang, P. Vellanki, V. N. Kolakaluri, L. S. S. P. K. Chodiseti, L. K. S. Tolentino, M. M.-C. Chou, and O. L. J. A. Jose, "A power transistor active gate driver with two-level Miller plateau detection and driving device equalization using 180-nm HV BCD process," *IEEE Open J. of Circuits and Syst.*, vol. 6, pp. 432-444, 2025.
- [10] C.-C. Wang, P. Vellanki, S. Majumder, L. S. S. P. K. Chodiseti, V. N. Kolakaluri, M. M.-C. Chou, and L. K. S. Tolentino, "A 49.23% power reduction active gate driver with digital multi-level power gating control," *Journal of Circuits, Systems and Computers*, vol. 35, no. 04, pp. 2550423, 2026.
- [11] L. S. S. P. K. Chodiseti, Y.-C. Chang, M. M.-C. Chou and C.-C. Wang, "Fully on-chip isolated gate driver IC for efficient power control," in *Proc. 2025 22nd Int. SoC Design Conf. (ISOCC)*, Busan, Republic of Korea, 2025, pp. 1-2.
- [12] H.-R. Yang and K. S. Yoon, "Digitally controlled PWM buck converter employing counter and VCOs," *Analog Integr. Circuits and Signal Process.*, vol 109, pp 216-269, 2021.
- [13] T.-H. Kim, D.-J. Kim, H.-S. Shin, S.-H. Lee, J.-W. Suh and B.-D. Yang, "Low power digital PWM buck converter with a clock-gating shift-register," in *Proc. 2019 Int. Conf. on Electronics, Inf., and Commun. (ICEIC)*, 2019, pp. 1-3.